

Substitute for form 1449A/PTO		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)		Application / Conf. No.	10/618,316 / 4779
		Filing Date	July 11, 2003
		First Named Inventor	Patrick Lysaght
		Art Unit	2825
		Examiner Name	Vuthe Siek
Sheet 2 of 2	Attorney Docket Number	X-1410 US	

OTHER - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
VS		Monica Alderighi et al.; "A Fault-Tolerant FPGA-Based Multi-Stage Interconnection Network for Space Applications"; published Computer Society; pp. 1-5. (No date)	
VS		Ian Kyles; "Creating Large Switch Fabrics using the Three-Stage (Clos) Architecture"; Copyright VITESSE Semiconductor Corporation; pp. 1-12. (No date)	
VS		Steve Young et al.; "A High I/O Reconfigurable Crossbar Switch"; pp. 1-8. (No date)	

Examiner Signature	VUTHE SIEK	Date Considered	7/11/03
-----------------------	------------	--------------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 608. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.